- 您现在的位置：买卖IC网 > Sheet目录345 > MT48H32M16LFB4-75B IT:C (Micron Technology Inc)IC SDRAM 512MB 54VFBGA
512Mb: 32 Meg x 16, 16 Meg x 32 Mobile SDRAM
Clock Suspend
Clock Suspend
The clock suspend mode occurs when a column access/burst is in progress and CKE is
registered LOW. In the clock suspend mode, the internal clock is deactivated, freezing
the synchronous logic.
For each positive clock edge on which CKE is sampled LOW, the next internal positive
clock edge is suspended. Any command or data present on the input balls when an in-
ternal clock edge is suspended will be ignored; any data present on the DQ balls re-
mains driven; and burst counters are not incremented, as long as the clock is suspen-
ded.
Exit clock suspend mode by registering CKE HIGH; the internal clock and related opera-
tion will resume on the subsequent positive clock edge.
Figure 50: Clock Suspend During WRITE Burst
T0
T1
T2
T3
T4
T5
CLK
CKE
Internal
clock
Command
NOP
WRITE
NOP
NOP
Address
Bank,
Col n
D IN
D IN
n
D IN
n+1
D IN
n+2
Don’t Care
Note:
1. For this example, BL = 4 or greater, and DQM is LOW.
PDF: 09005aef8459c827
512mb_mobile_sdram_y67m_at.pdf – Rev. B 3/11 EN
82
Micron Technology, Inc. reserves the right to change products or specifications without notice.
? 2011 Micron Technology, Inc. All rights reserved.
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
MT48H8M16LFB4-75 IT:K TR
IC SDRAM 128MBIT 133MHZ 54VFBGA
MTC100-JA2-P34
CONTACT INSERT PIN
MX841BE
IC CONVERTER WHITE LED 8-SOIC
MXHV9910BTR
IC LED DRIVER HIGH BRIGHT 8-SOIC
MXN12FB12F
MOTOR BRUSHED DC 12V 2922RPM
MXN13FB08B1
MOTOR BRUSHED DC 8V 4714RPM
N01L63W2AB25I
IC SRAM ASYNC 1MBIT ULP 48-BGA
N01L63W3AB25I
IC SRAM 1MBIT 3V LP 48-BGA
相关代理商/技术参数